| 1. Yang Y X, Niu X X. Applied cryptography. Beijing, China: Beijing University of Posts and Telecommunications Press, 2005
2. Mao W B. Modern cryptography: theory and practice. Upper Saddle River, NJ, USA: Prentice Hall, 2003
3. Wang X Y, Yu H B. How to break MD5 and other Hash functions. Proceedings of the 24th Annual International Conference on the Theory and Applications of Cryptographic Techniques (EUROCRYPT’05), May 22-26, 2005, Aarhus, Denmark. LNCS 3494. Berlin, Germany: Springer-Verlag, 2005: 19-35
4. Wang X Y, Lisa-Yin Y Q, Yu H B. Finding collisions in the full SHA-1. Advances in Crytography: Proceedings of the 25st Annual International Cryptology Conference (Crypto’05), Aug 14-18, 2005, Santa Barbara, CA, USA. LNCS 3621. Berlin, Germany: Springer-Verlag, 2005: 17-36
5. FIPS 180-2 . Specifications for the secure Hash standard. NIST, 2002
6. Announcing request for candidate algorithm nominations for a new cryptographic Hash algorithm (SHA-3) family. Federal Register, Vol 72, No 212. NIST, 2007
7. Rivest R L. The MD6 Hash function: a proposal to NIST for SHA-3. NIST, 2008
8. Gao X W, Lu E H, Xian L Q, et al. FPGA implementation of the SMS4 block cipher in the Chinese WAPI standard. Proceedings of the 8th International Conference on Evolvable Systems: from Biology to Hardware (ICES’08), Jun 23-25, 2008, Prague, Czech. LNCS 5216. Berlin, Germany: Springer-Verlag, 2008: 104-106
9. Gao X W, Lu E H, Li L, et al. LUT-based FPGA implementation of SMS4/AES/Camellia. Proceedings of the 5th IEEE International Symposium on Embedded Computing (SEC’08), Oct 6-8, 2008, Beijing, China. Los Alamitos, CA, USA: IEEE Computer Society, 2008: 73-76
10. Zhao X, Guo S X. High-performance hardware implementation of the 3GPP algorithm KASUMI. The Journal of China Universities of Posts and Telecommunications, 2006, 13(1): 60-62
11. Zeghid M, Bouallegue B, Mach-Hout M, et al. Architectural design features of a programmable high throughput reconfigurable SHA-2 Processor. Journal of Information Assurance and Security, 2008, 3(2): 147-158
12. Yang X H, Dai Z B, Liu Y F, et al. Researching and implementation of reconfigurable Hash chip based on FPGA. Journal of Systems Engineering and Electronics, 2007, 18(1): 183-187
13. Zeghida M, Bouallegue B, Baganne A, et al. A reconfigurable implementation of the new secure Hash algorithm. Proceedings of the 2nd International Conference on Availability, Reliability and Security (ARES’07), Apr 10-13, 2007, Vienna, Austria. Los Alamitos, CA, USA: IEEE Computer Society, 2007: 281-285
14. Glabb R, Imbert L, Julien G , et al. Multi-mode operator for SHA-2 Hash functions. Journal of Systems Architecture, 2007, 53(2/3): 127-138
15. Fan Y B, Ikenaga T, Tsunoo Y, et al. A low-cost reconfigurable architecture for AES algorithm. Proceedings of the 10th International Conference on Information and Communications Security (ICICS’08), Oct 20-22, 2008, Birmingham, UK. 2008: 271-274
16. Xu J, Liu Y F, Dai Z B, et al. Design and implementation of reconfigurable AES IP core using FPGAs. Proceedings of the 6th International Conference on ASIC (ASICON’05): Vol 2, Oct 24-27, 2005, Shanghai, China. Piscataway, NJ, USA: IEEE, 2005: 711-713
17. Purnaprajna M, Puttmann C, Porrmann M. Power aware reconfigurable multiprocessor for elliptic Curve Cryptography. Proceedings of the Design, Automation and Test in Europe (DATA’08), Mar 10-14, 2008, Munich, Germany. 2008: 1462-1467
18. Chen Y L, Tseng C Y, Chang H C. Design and implementation of reconfigurable RSA cryptosystem. Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT’07), Apr 25-27, 2007, Hsinchu, China. Piscataway, NJ, USA: IEEE, 2007: 4p |
